We have investigated the influence of the thickness of an undoped spacer layer under the channel on the current-voltage characteristics of GaAs MESFETs. To that purpose we have grown the active layers of the MESFETs on top of a 50 nm AlAs layer to separate the device effectively from the undoped GaAs substrate. Substrate leakage currents are of the order of 10 −7 A at 30 V source-substrate bias. DC characteristics are measured for four MESFETs with identical layer structure and doping but different spacer layer thicknesses.
Introduction
GaAs MESFETs play an important role in high-speed electronic circuits because of their higher velocity and mobility characteristics than Si MOSFETs. Classical homojunction FETs are grown on undoped GaAs substrates to reduce parasitic capacitances and to simplify the fabrication process. Normally an undoped buffer layer is grown to improve the quality of the material compared with direct growth on the substrate and to increase the effective barrier between channel and substrate to minimize short-channel effects [1, 2] . Recently, backgating effects in GaAs MESFETs have been reduced using a thin layer of native oxide Al x O y between the substrate and MESFET layers [3] . Backgate currents were found to be of the order of −5 × 10 −7 A at −30 V. Our approach to separate the device from the substrate is to use a 50 nm thick unoxidized AlAs layer. This layer has been chosen as thin as possible to reduce growth time to a minimum while still forming an effective barrier for carrier transport into the substrate. The wide-bandgap AlAs layer acts as a potential barrier between the active FET layers and the substrate, preventing carrier transport to the substrate. The conduction band offset between AlAs and GaAs is ≈1 eV [4] . The channel layer of the MESFETs is grown on top of an undoped spacer layer separated from the substrate by the AlAs layer. In the following we will investigate experimentally the effect of the thickness of this undoped spacer layer on the DC characteristics of the devices. To that aim we have grown four FET structures with different undoped spacer layer thicknesses which are isolated from the substrate by AlAs. Leakage currents in the substrate have to be kept minimal to avoid significant backgating effects [5] and to allow for the study of the spacer layer thickness independently of substrate characteristics. The samples were grown by MBE and have the following layer structure: a 1 µm undoped GaAs buffer layer is grown on an undoped GaAs substrate to improve the quality of the material, followed by a 50 nm AlAs barrier, an undoped GaAs spacer layer with a thicknesses of (a) 50 nm, (b) 100 nm, (c) 200 nm or (d) 500 nm, a 70 nm lightly doped (n = 5 × 10 17 cm −3 ) GaAs channel and a 30 nm heavily doped (n = 3 × 10 18 cm −3 ) GaAs contact layer. The undoped GaAs spacer layer will have a background doping of approximately 5 × 10 15 cm −3 imposed by the MBE system. The devices were processed using standard photolithography and wet chemical etching techniques. The mesas are etched down to the AlAs layer for good device isolation. Ohmic contacts, using AuGe/Ni/Au, were defined for source and drain and annealed at 380
• C in forming gas. 200 nm hard-baked polyimide was used as a dielectric to isolate the different devices and metal areas. A gate recess defined the gate on the channel with a threshold voltage at V T = −0.68 ± 0.1 V using a slow wet chemical etch. TiW/Au was used as a Schottky contact. The gate lengths of the devices are 2 µm. An ohmic contact was deposited on the back of the substrate to measure the substrate leakage current through the AlAs layer. Figure 1 gives a schematic view of the processed devices.
Measurements
Gate leakage currents through the TiW/Au Schottky metal are of the order of 2 nA for practical gate voltages (≤−1 V) and are negligible compared with the source-drain currents (mA). Substrate leakage currents are typically 10 nA at 5 V source-back contact voltage (V sb ) and increase to 200 nA at V sb = 30 V. These values compare favourably with published values on (a) MESFETs without a barrier [6] where the substrate current increases by a factor of 10 at V sb = 4 V or (b) MESFETs with Al x O y barriers [3] with backgate currents of the order of −5 × 10 −7 A at −30 V. DC source-drain current-voltage characteristics were measured at room temperature on 20 identical devices on each of the four different structures at room temperature. Measurements were done in the dark to avoid optical carrier generation. Figure 2 gives source-drain current-voltage characteristics for the four devices at zero gate voltage. We notice an increase of the saturation current with decreasing undoped layer width for three device structures except device (a). This seemingly contradictory behaviour can be explained by calculation of the saturation current for the different devices which shows that this coincidental relation between the thickness of the spacer layer d s and saturation current is directly related to the variation in threshold voltage (±0.1 V) for the different devices. The threshold voltage variation between the different devices is due to differences in gate recess etch depth. MESFET theory shows that the magnitude of the saturation current (I dsat ) is strongly dependent on the channel thickness (third order in a) [7] :
(1) where a is the channel thickness, W the width and L the length of the channel, V bi the build-in voltage, ε s the dielectric constant of the semiconductor, q the electron charge and µ the electron mobility. The pinch-off voltage V p is a function of a 2 ; however, for our devices at V g = 0 V, the term between square brackets is only a weakly dependent function of a and has a value around 1 for all structures. The saturation current is also a function of the electron mobility µ in the channel, but its variation can be neglected in this case compared with the changes caused by a. We calculated the pinch-off voltage V p , the actual channel thickness a and the saturation current I dsat from the measured values of the threshold voltage V T for the different devices. The calculated I dsat and average of the The results show that the saturation current difference between the different samples is mainly due to the slight (unintentional) difference in recess etch depth (±4.5 nm), which changes the original channel thickness (70 nm). This is also confirmed by the measured values of the saturation voltages. Different parameters, which are independent of the channel width a, can be used to study the influence of the thickness of the undoped spacer layer. The intrinsic device transconductance g mint in the linear region of the FET is independent of the channel thickness [8] , since
K Fobelets and G Borghs The measured effective transconductance g meff is a function of the source-gate resistance R s [1] and thus a function of the thickness of the undoped spacer layer d s :
The value of the transconductance allows us to calculate, to first order, the mobility of the electrons µ in the different devices, since µ is directly proportional to the transconductance under constant bias conditions as can be seen in equation (2) . Another parameter which can be used to compare the quality of the different FETs is the transconductance value as a function of source-drain voltage V d . For low-noise devices the transconductance should be maintained at a high level to very low drain current values [1] . To determine the rate of decrease of the transconductance with drain current, which is equivalent to a variation with drain voltage, g m = dg m /dV d was calculated from the measurements. A third parameter to study the influence of the undoped spacer layer thickness is the increase in saturation current as a function of V d > V dsat , given by I dsat = dI dsat /dV d . This increase is assumed to be due to current flow into the undoped spacer layer [5] . These parameters, which are independent of the channel width, are given in table 2. All values are an average of twenty measurements on nominally identical devices. Figure 3 gives the transconductance g m and the source-drain current I d as a function of gate voltage V gs for two source-drain voltages within the amplification region of the MESFETs (V ds = 0.2 and 0.5 V). Figure 4 gives the variation of the maximum transconductance as a function of V ds . Notice that the characteristics of only one device on each wafer are given in the figure as a typical example, while the average values of 20 measurements on each wafer are summarized in the tables and give the general characteristics of the different structures. We will therefore draw our conclusions from the averaged values.
Looking at table 2, we notice an increase of maximum transconductance g mmax with increasing width of the undoped spacer layer d s . This increase can be attributed to the decrease of source-gate resistance R s with increasing d s . The mobility of the electrons in the channel will therefore decrease with decreasing spacer layer width following equation (2) . The rate of decrease of the transconductance g m is smaller for the narrow spacer layer FETs, which implies that these devices will have a better noise performance since good values of g m are held up to small values of the source-drain voltage [1] . This variation of g m with d s is assumed to be due to the increased roughness of the thicker GaAs layer on top of the AlAs layer. I dsat increases with increasing d s , this is due to the decrease of the resistance of the conducting path through the undoped spacer layer (decrease in R s with increasing d s ). This means that leakage currents decrease with decreasing thickness of the undoped spacer layer.
Conclusion
In conclusion, the use of thin undoped spacer layers beneath the channel gives a smaller maximum transconductance g mmax and smaller electron mobilities. However, not withstanding a reduced g mmax , the thin spacer devices benefit from more constant transconductance values, indicating lower-noise performance and more constant saturation current densities. The characteristics of thin spacer layer MESFETs can be found when leakage currents into the substrate are effectively suppressed by the use of a thick undoped AlAs layer under the actual device.
